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Thème 1 — Réseaux et systèmes
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Abstract: In this paper we investigate the performances of the EFCI-based (Ex-
plicit Forward Congestion Indication) and ER-based (Explicit Rate) algorithms for
the rate-based flow control of the ABR (Available Bit Rate) traffic in an ATM net-
work. We consider the case of two switches in tandem. We present several defi-
nitions of bottleneck, and provide conditions that determine whether the first, the
second or both queues are bottleneck. We show that it is not necessarily the queue
with the slowest transmission rate that is “responsible” for a bottleneck. We derive
analytic formulas for the maximum queue length. We compare our results to those
obtained by approximating a network by a simpler one, containing only the bottle-
neck switch. We show that the maximum queue lengths under the approximating
approach may largely underestimate the ones obtained in the real network.
Key-words: ATM, Available Bit Rate, bottleneck, closed-loop congestion control,
differential equations, fluid approximation.
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Évaluation de Performances des Mécanismes de
Contrôle de Flux pour le Service ABR
Résumé : Dans ce présent travail, nous évaluons les performances des algorithmes
de contrôle de flux (i) basés sur l’indication de congestion EFCI (Explicit Forward
Congestion Indication based algorithm) et (ii) ceux basés sur le débit explicite (Ex-
plicit Rate based algorithm) pour le trafic ABR (Available Bit Rate) dans un réseau
ATM. Nous considérons le cas de deux commutateurs en tandem. Nous présentons
deux définitions du goulot d’étranglement (bottleneck) et les conditions qui déter-
minent lequel des deux commutateurs est le goulot d’étranglement. Nous montrons
que ce n’est pas nécessairement celui dont le débit disponible est le plus faible qui
est « responsable » du goulot d’étranglement. Nous obtenons des formules analy-
tiques pour la taille maximale de la file d’attente dans les deux commutateurs. Nous
comparons les résultats ainsi obtenus, à ceux obtenus en approchant le réseau par
un réseau simple contenant un seul goulot d’étranglement. Nous montrons que la
taille maximale de la file d’attente dans ce dernier cas peut largement sous-estimer
les tailles obtenues dans un réseau réel.
Mots-clé : ATM, Available Bit Rate, goulot d’étranglement, contrôle de conges-
tion par boucle fermée, équations différentielles, approximations fluides .
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1 Introduction
Adaptive mechanisms for congestion control have a central role in the efficient sha-
ring of the network resources between many users. These mechanisms have also
the role of preventing congestion in the network [2, 6]. The fact, however, that the
control is performed by the sources (that are not policed by the network), and not
by the network, make it hard to protect the network from applications that might not
use such mechanisms (e.g. from video conferences that use UDP).
In ATM networks, the ABR (Available Bit Rate) service [1] has been defined for
supporting best effort applications, in which the control decisions are taken by the
network in the switches, unsuring to achieve fairness among the active connections
and controlling the loss cell ratios. This service manages the bandwidth leftover by
applications that have guaranteed performance (VBR and CBR), and shares it bet-
ween the ABR sources by signaling to them their allowable transmission rate. The
behavior of the source and destination is specified in [1] as well as the manner in
which feedback information should be conveyed back to the source [1, 10]. The be-
havior of the switches, however, is left to the designer of the switch.
Several controllers have been proposed for the switches. They are either based
on (i) the EFCI (Explicit Forward Congestion Indication) bit which originates from
the approach of the DEC bit [14]; it indicates, whether the congestion is detected or
not, or (ii) on ER (Explicit Rate) which informs the source on the bandwidth that is
available (see next section and [4, 5, 8, 9, 13, 16] and references therein). The dif-
ferent control mechanisms include many parameters that influence the performances
and the Quality of Services of the ABR connections. Some of these are fixed, such
as the buffer size, the round trip times and the available bandwidth. Others may be
negotiated at the session establishment. It is therefore crucial to have methods that
allow the network to choose those parameters as a function of the fixed parameters
and the quality of service which the network wishes to provide (in particular, the Cell
Loss Ratio).
In order to propose such methods, simple queueing models have been develo-
ped and analyzed in the past years. In particular, models have been developed based
on the simplifying assumption that the network can be modeled by a single bottle-
neck queue [3, 12, 15, 17]. Bounds for the buffer occupancy are then computed for
EFCI and ER-based switches as functions of the parameters. This approach enables
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then to come up with the values of the negotiated parameters so as to avoid queueing
overflow.
The main purpose of our paper is to study more accurately the case when the
connection actually goes across more than one switch; we examine then the validity
of the simplified approach of modeling the system by a single bottleneck queue.
It is easy to see that if the first switch on the path of a virtual circuit has a lower
bandwidth than the others, then queueing will not occur in downstream switches,
and therefore the approach of a single bottleneck can be used. We therefore restrict
our study to the opposite case; we consider two switches along the path of a virtual
circuit, where the bandwidth available for the ABR traffic in the first switch is larger
than that in the second one.
We consider both EFCI and ER-based switches. The first objective of the paper
is to obtain a better understanding of the bottleneck phenomenon. We show that it is
not necessarily the queue with the slowest transmission rate that is “responsible” for
a bottleneck. We present and examine, in particular, several alternative definitions
of a bottleneck queue. We obtain conditions under which one queue or the other is
the bottleneck. The second objective of the paper is a quantitative one: to obtain
bounds for the buffer requirements in the two queues as a function of the fixed and
the negotiated parameters. This permits, in particular, to compute the control para-
meters that are required in order to have no losses in the case that the buffer size is
given a priori.
We restrict our analytical study to the case where the second buffer never empties
(after some initial time). This regime corresponds to a full utilization of the network,
which is a desirable operating mode.
In comparing the lower bounds on the maximum queue size, to the maximum
queue length obtained by simulating the simplified single-queue model [12, 15], we
see there are cases in which the simplified model is not applicable, and large diffe-
rences appear.
We present both a transient analysis, in order to obtain bounds on the queues
which are uniform for all time, as well as a steady state analysis, which provides
smaller bounds. The steady state bounds allow us to obtain cell loss rates that are
negligible in the long-run using smaller buffers, at the cost of experimenting losses
in some initial period.
Another reason for which the transient behavior might be of interest, is that the
queue responsible for the bottleneck might change in time, as shown by simulation.
INRIA
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The paper is structured as follows: in Section 2, we describe the rate-based conges-
tion control mechanism, and the model. The main analytic results are presented in
Section 3. The exact calculations are delayed to the Appendix, in Section A. In Sec-
tion 4, numerical results obtained by using our analytic formulas are compared to
simulations.
2 Description and the model
In the following section we briefly describe the behavior of the Source End System
(SES) [10], the Destination End System (DES) and the way control information are
conveyed back to the source. The source sends data cells at rate no more than its
Allowed Cell Rate (ACR) which varies according to the congestion state of the net-
work. At a connection setup, an Initial Cell Rate (ICR), a Minimum Cell Rate (MCR,
which we assume 0 in this paper) and a Peak Cell Rate (PCR) are negotiated. The
source begins to send with a rate ICR, and its ACR may vary between MCR and
PCR.
The ATM forum Traffic Management Specification, Version 4.0 [1], has specified
the structure of the RM (Resource Management) cells which are sent by the source
and make the round trip between the source, destination (forward RM) and back to
the source (backward RM). An RM cell is sent every
 
data cells. According to
the degree of the network congestion, the switches may alter the content of RM cells
in the two directions (forward or backward). At the arrival of a backward RM cell,
the source (SES) adjusts its rate according to the congestion indication (CI) bit and
the Explicit Rate field, of the RM cell.
If 
	 then the ACR shall be reduced, multiplicatively, by   
down to MCR, where  is called the Reduction Decrease Factor. However if
 , the ACR shall be increased by no more than    but not beyond
the PCR, where
  is called Additive Increase Rate (we assume that the    bit
is not used, i.e. its value is zero, as is the case in many switches). If the value of
the   field in the received RM cell is lower than the current ACR and higher than
MCR, then ACR is set to this value. The CI bit and the ER field are updated by the
switches in the following manner depending on the switch architecture:
! EFCI-based switch:
If the queue length exceeds a certain threshold "$# (in our case each switch has
RR n˚3131
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a different threshold "  and " , respectively, see Figure 1), the switch sets the
EFCI bit in the header of the data cells, until the queue length drops below a
threshold (the switch is then considered to be not congested)[13, 15]. When
the DES receives a forward RM cell, it sets the CI bit to the EFCI of the last
received data cell. The switch may also set the bit CI of backward RM cells
if congestion is detected, which we consider in this paper.
! ER-based switch:
ER-based control has an intelligent marking and a capability to estimate the
available bandwidth which permits to reduce, selectively, the rates of the ABR
sources by setting the CI bit or by updating the ER field in forward and/or ba-
ckward RM cells. In this paper, we consider that backward and forward RM
cells are updated by the ER-based switch (the case where only forward RM
cells are updated for EFCI-based switch as well as for ER-based switch, can
be seen to perform worst, since the information about the congestion arrives
later. The queue lengths are then larger. The qualitative results, however, re-
main the same).
During a congestion, there are different ways to signal ERs (Fair share, load
factor, load adjustment factor... [4, 7, 8, 13]). As in [15], the method called
fair share (FS) is considered in this paper. When no congestion is detected,
the ACR is increased in the same manner as for EFCI-switch. If congestion is
detected (queue length exceeds "# ), the switch computes a FS depending on
the available bandwidth (bottleneck rate) and on the MCRs of active connec-
tions. In our case, each switch computes its FS (  	  	 
 ) if congestion is
detected. If both of the two switches are congested, the value of the   field
is set to the     	   
 , which we consider equals to  
 . The   is
given by         where    is the available bandwidth at the
switch

. This   multiplied by an Explicit Reduction Factor (ERF1=ERF2)
smaller than 1 is added to the MCR, and the resulting rate is, then, signaled to
the source.
            (1)
Hence, we define after considering
    
 	      	 and   
       
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There are timers for recovering from starvation situations where
  is zero for a
long time (generally 100 ms). The source, in this case, is allowed to send RM cells
called out-of-rate, at a rate no more than    
	 	 
 with lower priority (see
[10] for more details). Such mechanisms are not taken into account in the present
paper.
    
   
  
    
  

..
 ! 
Forward RM cell flow
ACR(t)
....
DESSES LCR2LCR1
Backward RM cell flow
#" %$ & $ ! '  ' 
Figure 1: The Model with two bottlenecks
We consider a saturated ABR source (SES) (i.e. it has always cells to trans-
mit) sending to a sink (DES). The source and the destination are separated by two
switches, with available bandwidths of   	 and   
 , respectively. We assume
that ( *)  	+)   
 )   . We assume that the buffer sizes are suf-
ficiently large so that no losses occur (we compute below sizes of the buffers that
guarantee no losses). Data cells and RM cells go through the two switches before
they reach the destination (Figure 1). The round trip time is , (i.e. the time that takes
for an RM cell to reach the destination and to return back to the source in an empty
system). Cells spend ,   from the source to reach the first switch and ,  between the
first and the second switch as depicted in figure 1. The time that spends an RM cell
from the second switch to the destination and back to the source is ,.- /,  ,    ,  .
The variation of the allowed cell rate at the source (
   10 ) is cyclic. We de-
fine a cycle as the time separating the two moments when
  0 is increasing and
equals to   
 , these moments are refered in what follows by  32  ,    ,  and
  254    ,    ,  (see figure 2 for  62 and   24   ).
Define, see (Figure 2):
"  resp " is the queue threshold for the first resp the second switch.
RR n˚3131
8 O. Ait-Hellal, E. Altman, D. Elouadghiri and M. Erramdani
0
2000
4000
6000
8000
10000
12000
14000
16000
18000
0 0.2 0.4 0.6 0.8 1
Switch1
Switch2
   
   
	   	   
     	   
 
	  
  
	 
    
 	 
 
  
        
Figure 2: Typical behavior of the queue length
  2  Time at which queue two starts to build, in the  th cycle.
 62   Time at which queue one starts to build, in the  th cycle (This definition will
only be used for cases where queue one indeed builds up).
" 2    The queue length in the first switch at time   2  , "     .
" 2   The queue length in the second switch at time  32 , "     .
"   2  The maximum queue length at the first switch in the  th cycle.
"  2  The maximum queue length at the second switch in the  th cycle.
"  10  The queue length at the first switch at time 0 .
" 10  The queue length at the second switch at time 0 .
  2'   The time at which queue one reaches "   in the  th cycle, while increasing,
if no congestion is detected.
 62'   The time at which queue two reaches "  in the  th cycle, while increasing,
if no congestion is detected.
  2'!   The time at which queue one reaches "   in the  th cycle, while decreasing.
 62'!   The time at which queue two reaches "  in the  th cycle, while decreasing.
We assume that after the first cycle, queue two never empties (i.e. full utilization.
We establish later, the conditions for which this assumption holds) and the conges-
tion is known by the source ,   resp ,    ,  after it was detected by the first resp
INRIA
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the second switch (i.e. time between backward RM cells is neglected). In prac-
tice, it may take longer from the time that the congestion occurs, till the source is
informed about it; the extra delay is bounded by the time between two consecutive
RM cells, i.e.
     	     
 . For the transient analysis, we assume, also, that
    
 . (It is not reasonable to negotiate an   larger than the available
bandwidth;      
 thus corresponds to the largest initial burst.)
The following properties hold:
! P1) If queue one not empty at time 0 then queue two is not empty at time 0  ,  .
! P2) If the queue length at the second switch exceeds the threshold "  in the
th cycle, then queue one will be empty at the end of that cycle.
The first property is obvious, since if queue one is not empty at time
0
then the input
rate at switch two at time
0  ,  equals to   	 )   
 . For the second property,
if queue two exceeds the threshold "  and queue one is nonempty, then queue two
continues to increase. Thus it decreases (at time
0
) only if queue one empties (at time0  ,  ), which should happen (after some delay) since   0 decreases as long as
queue two exceeds "  .
3 Main results
In this section we present the results obtained for the transient analysis and the steady
state analysis. The transient analysis will provide bounds on the maximum queue
lengths "    resp. "   in switches 1 and 2, resp., that will be uniform for all time.
Thus, if the actual buffer size is larger than the computed maximum queue length,
there will be no losses at any time. The steady state analysis will provide bounds
for the case that the queue is initially in its steady state. We thus obtain negligible
losses at the long run for buffer sizes that are larger than the computed maximum
queue sizes "    and "  (but the buffer sizes may be smaller than the ones computed
for the transient case).
Supported by simulations, we assume that a steady state periodic regime indeed
exists, and is reached in finite time. The maximum length of queue

at steady state
is then "    2
	
 "   2   ,  
	  
 .
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Definition 3.1 i) Queue

is the strict bottleneck if and only if queue   (   ) re-
mains always empty (queue one cannot be the strict bottleneck).
ii) Queue

is the essential bottleneck if and only if queue   (   ) never reaches the
threshold " .
iii) We say that congestion is always due to the second switch if and only if queue two
reaches its threshold "  , not later than ,  before queue one reaches its "   (the first
RM cell indicating congestion is updated by switch two   2'   ,    2' 	
  ), and
the congestion is always due to the first switch if and only if queue one reaches its
threshold "  not later than ,  after queue two reaches its one (   2'   , 6)   2' 
  ).
Theorem 3.1 When the congestion is always due to the second switch, the maximum
queue sizes are obtained in the first cycle:
"      
2   "   2     "      and "     2   "  2   "  
Proof:
We first note that " 2     
  . This is due to property P2. For all  we have " 2 "   , since we assume that the queue 2 is initially empty. We now make use of the
following monotone property: Assume that " 2  "   for some  and  . Then
the time that queue two takes to reach " in the  th cycle is shorter than the time it
takes to reach " in the  th cycle. It now follows that the ACR in cycle  at time
 62'   ,    ,   0 is smaller than the ACR at cycle  at time  

'   ,    ,   0 for0   . It then follows that the size of the second queue in cycle  after time   2'   0
is smaller than in cycle  at time  

'   0 , 0   . The proof for queue 2 now follows
by taking    and arbitrary  . Similar arguments yield the proof for queue 1.
Remark 3.1 In the proof of Theorem 3.1 we established the following property: If
" 2  "   for some  and  then "   2  "       
	 
 .
Define
   2 ,   2 ,    2 ,   2 ,   2 and   2 as
   2 
 
 
  "    " 2        
 if  
 
  "   " 2        

"    " 2  
(    	 
 
 otherwise
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  2 
 
 
  "  " 2        
   if   
 
  "  " 2        

"  " 2 
 	    

   
 otherwise
  2 
 
  ,    , 
    2  ( 
    
     
 4
and   2  
  
  ,    , 
    2  ( 
    
     
 
where
	 4      		 ,   
 $        and        $       . " 2   and " 2  aregiven in Theorem 3.3 and Theorem 3.4.
3.1 Results for the transient case
Theorem 3.2 For both EFCI-based switch and ER-based switch, we have
i) Queue two begins to build before queue one, if and only if
,   	    
      

ii) The following are equivalent:
! (ii.a) The congestion is always due to the second switch.
! (ii.b) 
 ,      2    2  
  .! (ii.c) 
 ,         
Theorem 3.3 If the congestion is always due to the second switch, then we have
i) For both EFCI and ER-based switch, the following are equivalent:
! (i.a) Queue two is the strict bottleneck
! (i.b) 
  ,    , 
     2  
  .! (i.c) 
  ,    , 
     
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ii) For the EFCI-based switch, queue two is the essential bottleneck if

  ,    , 
    
 "      

  	
 	           
iii) For the EFCI-based switch, if queue two is not the strict bottleneck, then the
maximum queue length at the first and the second switch ( "     and "   ) are given by
"     
      

     
 (     	             
     	
   

   	       
 	     (2)
"       	     
  	  "       	 
  ,    ,       
 
   	     
 
  
     	    
 
        

 
   	     
 
  

 	  	       
  	     (3)
The following bounds hold:
" 2    "    	   $
   
   

   
 
     ,   	   $ 
       4 
" 2    "    
  , 	
      4 (4)
"            

  	        	   
  ,    , 
       (5)
"     "          	    
  
  	  	        
  	    

  	    
 
        
 
   	    
 
  ,    ,      


  	    

  

      	
   
   (6)
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iv) For the ER-based switch, queue two is the essential bottleneck if

  ,    , 
   
 "        
    
v) For the ER-based switch, if queue two is not the strict bottleneck, then the maxi-
mum queue length at the first and the second switch ( "     and "   ) are given by
"     
     

     
 (   	     (7)
"       	    

 
  ,    , 
        	
    

       
 
  	
    

  	    
 "     (8)
" 2     and " 2  

"     
    


,  

    
     
   4 (9)
The following bound holds:
"            

  
  ,    , 
       (10)
3.2 Results for the steady state case
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Figure 3: Queue length as a function of the time
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In what follows, we shall restrict to the case (in steady state) where congestion
is always due to the second switch. Since we assume steady state, this is less res-
trictive than the corresponding assumption for the transient behavior. Indeed, the
steady state behavior is a periodic regime obtained after some transient period, so
congestion is always due to the second switch if and only if   2'   ,     2'  for
some

. The above restriction applies in almost all simulations that we performed,
in the case where the second queue never empties. We almost always obtained the
following behavior: after a finite transient period, the steady state is reached, and the
congestion in steady state is always due to the second switch. This can be seen, in
particular, in Figure 3 which plots the queue length as a function of the time, for the
case where  	 is close to   
 (  	        ,   
   
	 
"   "      	 and ,   

   ).
Theorem 3.4 If queue two is not the strict bottleneck and the congestion is always
due to the second switch, then
i) For the EFCI-based switch, the maximum queue length at the first and the second
switch ( "    and "  ) are given by
"    
     

     
 (    	            
    	
  

   	        
  	     (11)
"   "     	
    

  	

"     
   	    

  
 
   	    
   
  ,    ,      
 
  	     
 
       

 
  	    

   

   	        
 	     (12)
Where "  

"     


,  	
      4 (13)
ii) For the ER-based switch, the maximum queue length at the first and the second
switch ( "    and "  ) are given by
"    
     

     
 (   	     (14)
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"   "     	     

 
  ,    , 
        	
   

       
 
  	
   

  	    
 "
   (15)
Where "  

"    
    


,   

    
      
   4 (16)
4 Numerical results and simulations
In this section we present some numerical examples, in order to validate our analy-
tical results with simulation ones, and compare them to the approximating model in
which the network is replaced by a single bottleneck node (exactly the same parame-
ters as for our model without the first switch (the first switch is deleted)). Only the
transient state (first cycle) is taken into account, since the maximum queue lengths
are obtained in this case (see Theorem 3.1). We compute the queue length ( "     , "    )
in each switch as a function of

  ,    ,   .
As we have seen (Theorem 3.3), the maximum queue length in the switches du-
ring the first cycle, is not a function of the round trip time , . This is because switches
have the capability to alter the content of backward RM cells (i.e. when congestion is
detected, also RM cells in backward direction are updated). However, in the steady
state, the maximum queue length at switch two is a function of both , and 
  ,   ,  
since, this queue can be nonempty at the end of the cycle ( " 2  )  , see equations
(12), (13) and (15), (16)).
Remark 4.1 As discussed in section 2, the time between RM cells is neglected in the
paper. However, this time will have some effects on the actual results. To take this
time into account, we added the quantity
    	      
 to    , when computing
analytically the queue lengths (ana-q1 and ana-q2 in the figures), since when the
congestion occurs at the first resp. the second switch, it is detected by the source at
most ,        	      
 resp. ,    ,       	     
 after.
In all the following simulations, we considered ( 
	    	     and hence the
transmission time of a cell is about
  ,               	    
   	    ,   	 
 and        .
In the first example we considered  	        	 	   ,    
          and "   "     	 , and then from Theorem 3.2 and Theorem 3.3 we
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get the following results:
For both EFCI and ER-based switch, queue two starts to build before queue one if
and only if ,         and the congestion is always due to the second switch if
and only if ,      	 
    . Queue two is the strict bottleneck if and only if 
  ,  
,         	    which means that queue two cannot be the strict bottleneck.
However it is the essential bottleneck for the EFCI-based resp. ER-based switch if
,    ,      
 	   resp. if ,    ,     	 
      .
Figure 4 shows the maximum queue length in the two switches ( "     and "   ) ob-
tained analytically (ana-q1 and ana-q2 in the figures) and those obtained by simula-
tion (sim-q1 and sim-q2 in the figures) as a function of

  ,   ,   for both EFCI-based
and ER-based switch. The results obtained by simulation for the single bottleneck
model (     in all the figures) are also plotted. In this example only ,    ,  is
varying and as initial values we have considered ,      
     , ,         .
Each time we add the same value to both ,   and ,  till ,      	 
   . Note that, we
obtain the same results if we vary only ,   or ,  . As we can see, the analytic results
(which are, in fact, bounds, since
    	      
 is added to    ) are very close
to the simulations ones and the relative error is at most around 10%. The bounds are
very close to the simulations results, especially, for the ER-based switch, and queue
lengths are always smaller than those obtained for EFCI-based switch.
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Figure 4: Queue length as a function of the round trip time
The differences in queue length between the single bottleneck approximating
model and ours is of the order of the threshold value "     which is, relatively,
high when considering queue lengths of 18000 cells. This is illustrated in Figure5,
where the difference between the maximum queue lengths in the two queues case
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and in the single queue case are given as a function of

  ,    ,   , for different va-
lues of the threshold "  (5000 and 15000).
From the formulas in section 3, we can see that "    increases linearly as "     grows."    is, in particular, a function of  	 ; the closer   	 is to    
 , the larger is
the queue length at the first switch. Hence, by decreasing  	 , we can obtain cases
in which the queue length in the second switch is significantly larger compared to the
single bottleneck approximating model, while   
 is the same for both models.
However, the conditions for the congestion to be always due to the second switch
also change. Hence an adequate "   should be chosen in order to satisfy them when
 	 is decreased. Note that the largest queue lengths at the second switch occur
when the congestion is always due to this switch.
As an illustration consider the previous example with  	  
     	 	    .
Our aim is to determine "  such that the congestion is always due to the second
switch if and only if ,     	 
  3 . We have
 	    
     
  
  

    
 "      
      
          	      
Assume that
(   	      
 
 
 "      
  Then "   	           
and
    
	
   
 "   
From Theorem 3.2, the congestion is always due to the second switch if and only if
   
   	   
 "       	    that is "   	   	        	
Figure 5 shows the differences in queue lengths between the model with two queues
(diff-5000, diff-15000) and the approximating model which consists of a single bot-
tleneck. The queue differences are much bigger in the second case (diff-15000) when
a threshold of "   	    	 and   	 
     	 	     are considered. In
some cases, especially for the ER-based switch, they are equal to the queue length of
the approximating model (that is, the queue length at the second switch in the model
with two queues is twice bigger than that in the approximating model).
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Figure 5: The difference in queue length between our model and the single bottle-
neck approximating one
The decrease in the difference of the queue length (diff-15000) in the Figure 5
(EFCI-based switch) at

  ,    ,            is due to the fact that ACR reaches
PCR in the model with two queues, while in the approximating model it does not.
Numerical examples given in the present section concern only transient phases,
however the same analysis can be done for the steady state and the same qualitative
results (buffers in the two models are smaller) can be obtained.
Generally, the thresholds are recommended to be some given fraction of the buf-
fer capacity. The situation where switches have different buffer sizes may be quite
common in practice. This will then typically imply the general situation we studied
of different thresholds in different switches. As shown in the example above, it is al-
ways possible to find out, "   , " , ,  	 and    
 such that the queue length at
the second switch in our model equals to twice, tree times or more the queue length
in case of the approximating model that consists of a single bottleneck. Thus, the
single bottleneck model doesn’t allow to determine the real bounds for the queue
length, especially for the EFCI-based switch (which uses, only, a single bit conges-
tion indication), which depend on the number of switches that the connection goes
across.
This implies, in particular, that the buffer requirements of connections that have
many hops might be extremely large. This is an important drawback of the Conges-
tion Indication (single bit) scheme that is revealed by our analysis.
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A Appendix: Analysis and proof of Theorems
A.1 Evolution of the ACR
The evolution of the
   10 follows two phases in our case (     
 , queue
two never empties and RM cells have no priority), depending on whether the conges-
tion is detected or not.
Phase 1: No congestion and queue two nonempty
INRIA
Performance Evaluation of EFCI-based and ER-based algorithms for ABR 21
This phase concerns (i) the first cycle (
   ) which begins after the first RM cell
returns back; we consider, then,
       ,    ,       ,     
 , and
(ii) all other cycles while no congestion is detected. The evolution of the
  0
in this phase is given by
    0  0       

from which we get
   10    0 
       
 10  0 

(17)
0
 is the beginning instant of this phase which ends once an RM cell with bit CI set
is received.
Phase 2: Congestion is detected
When congestion is detected, ACR(t) is reduced multiplicatively down to MCR and
its evolution is given by
    0  0     



   10
from which we get   0     10     $ 
     $    (18)
0   is the beginning instant of this phase, which corresponds to the ending time of
phase 1.
A.2 Transient analysis
First we compute   2  and   2 . We have by definition
      2   ,      	 and       2  ,    ,      

Since queue two is assumed always nonempty, the evolution of the
  0 follows
equation (17). Hence
     2   ,       
       
    2     2  ,     	 
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from which we get
  2     2    	
   
      

 ,  (19)
Queue two starts to build up before queue one iff  32     2   , hence from (19) we
get Theorem 3.2 (i).
Define  62
 such that     2
   (   	       
    2
   	  ,   
      2
    2   ,    ( 
  	     
    2
 ,    ,   ( 
    
     
 (20)
RM cells with a CI bit cleared are sent by the switches till queue one (or queue two)
reaches the threshold "  (or " ) at time  62'  (or   2'  ) (figure 2) which we compute
next as if there is no congestion (only equation (17) is used). For   2'  , we distinguish
two cases:
1)   2'   ,     62

"    " 2   
    $  

     
       	
      
    2'     2   
from which we get
  2'  
 
  "    " 2        
    2  (21)
Case (1) is equivalent to 
 $        
   '  $ '        as can be seen by combining(20) and (21).
2) In other cases, we have
"   " 2   
     $    4  

     
        (    	     2'   ,      2
 
from which we get, after substituting (20)
  2'   "  
 " 2 
(    	 
(   	
        
    2  (22)
Since the input rate at queue two cannot exceed  	 , then we have to distinguish
two cases:
1) for   2'   ,  /  2  we have
"  " 2  
     $    

     
       	
      
    2'     2  
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from which we get
  2'  
 
  "  " 2       
    2 (23)
Case (1) is equivalent to     $       
   '  $ '        as can be seen by combining(19) and (23).
2) In other cases, we have
"  " 2  
    $    4   

      
     
    	    
    2'     2   ,  

  	    
 
        
 
   	    
    2'     2   ,  
from which we get, after substituting (19)
  2'   "
 " 2 
 	    
 
 	    

        
    2 (24)
The congestion is always due to the second switch if and only if   2'  +,     2'  
  ,
from which the equivalence of (ii.a) and (ii.b) in part (ii) of Theorem 3.2 follows.
This is obtained after substituting (19) and remarking that   2'   ,     2'     2

   2 

 ,  .
(ii.b) implies (ii.c) follows trivially.
Now, we prove that

 ,             
 ,      2    2 
  . Since " 2    "   for all integers  , we have       2 
  . We have 
 ,           . Hence
the congestion is due to the second switch in the first cycle, i.e. queue two reaches
its threshold "  , not later than ,  before queue one reaches its "   . Hence "    
(property P2). Hence
          , so that

 ,           . Combining this with
the fact that
      2 
  , we have 
 ,             . Repeating this argument
we obtain (ii.b).
For the maximum queue length in each switch, we consider both ER-based and
EFCI-based switches. Let   2
       2
    2'   ,    ,   , and   2        2
  , we have     62
    	      
   62
    2   , 	  . We
shall assume
! (H1) The congestion is always due to queue two (   2'   ,     2'  )
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A.2.1 EFCI-based switch
The first RM cell with CI bit set to one returns back to the source at time   2'  
,    ,  (backward RM cells are updated when congestion is detected), from this
time the evolution of the
   10 corresponds to phase 2, and then, the instant when  0   	 resp    10     
 , in the  th cycle, while decreasing, is
given by
  2        
      2   	     2'   ,    , 
       2       
      2    
     2'   ,    , 
Since the congestion is always due to queue two (H1), then from property P2, we
have " 2     
  and hence
"   2   
   
  $ 
    	  	           4 & 4 &    (     	    

   
     4   4       	   	    

    $    4 &

     
     
  (    	     2'   ,    ,     2
 

  
  $    $ & $ ! 

   2  $ 
       	    
Finally,
"   2 
     

    2
    2   ,    
  (    	     2'   ,    ,     2
 
   	
 
   

   2
  	
 	        2  	   (25)
Equation (2) of Theorem 3.3 is obtained by setting   2    2
    2   ,   and   2  62'   ,    ,     2
 which are given in section 3 after substituting (23), (24) and (19).
Recall that "      "    and "     "   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For both EFCI and ER-based switch, queue two is the strict bottleneck iff
"   2         2     	          
     2'   ,    ,     2   ,       	   	
from which the equivalence between (i.a) and (i.b) in Theorem 3.3 (i) follows. This
is obtained by (i) noting that
  2 , defined in Section 3, satisfies
  2    2'  
   2   ,  ,
and (ii) by using (19), (23) and (24).
It remains to show that (i.c) implies (i.b) (the opposite relation is trivial). This
follows since

  ,   ,       2 
    
  ,   ,        and on the other hand
we have
  2     
  which implies that 
  ,    ,            2 
  .
Queue two is the essential bottleneck iff "   2   "  . Let   2  
  ,   ,     2   , from (25), since   2          2  and   2   2 , then we have
"   2        

   2     
       2    	 
  	  
   

        2  	 
       

   2           2
  	  
   

   	       
 	   2 
On the other hand we have
   	        
 	   2         
  	   2  	
       
  	   2  
then the sufficient condition for that "   2   "   
  is
"   2        

  	       	   
  ,    ,      2    " 
from which we get (ii) and inequality (5) of Theorem 3.3, since
  2     .
To compute "  2 , we need first to compute     2 , the instant when queue one
empties. We have
"        2
  "   2   
   	  $ &
 
      	   	    

   	  $ & $   
 

  	 $
      	    
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Let        2
 ,      2    ,   is then a solution of
"   2      	
 
   
   	

     	
  
   
 
$
   (26)
Let, also,           2  ,      2    , "  2 is then given by
"  2  " 2  
   $ &
   $ & $ ! 
    	    
   

   	  $ &
  %$ &
  	     
         	  $ &     	    
   
 " 2  
  	    
 
        
 
  	    
      2
   2  
   

        2
 ,     	   $
      $   	  4   
   
         2  ,  

After some calculations and the introduction of  32    , we get
"  2    " 2  
   	    
 
       
 
  	     
     2     ,      2  
     	
   
   	
     2
 ,      2    
  	
 
  
 
$
     	  $ & $   
        	   
    
       2        	     
  $ 
      $  
   (27)
Since the quantity in the last line of the equation (27) admits its maximum for   
  2   then, after substituting (26), we get
"  2  " 2  "   2     
    2      2    

  	     
  
       
 
  	    
    2     ,      2  
  	
 
  

 	   $ 
     
  $  
   
from which we get inequality (6) of Theorem 3.3, after substituting
  2
   2    .
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On the other hand, equation (26) implies   2        2  ,       "   2    ,
hence   /    2 , and then
"  2  " 2  
  	    
 
        
 
   	    
      2
   2  
 " 2  
  	    
 
        
 
   	    
      2  ,      2    
    2     ,      2  
 " 2  
  	    
 
        
 
   	    
    2     ,      2  
  	
    

  	

"   2   
   	  $  
 
     	     (28)
from which the approximation (3) follows, after substituting
  2 and  62    and
assuming that
   	  $  $   
 

  	  $ 
            
  $   
 

 	  $ 
        (29)
The time at which the queue length at switch two equals " while decreasing (   2'   )
is the solution of
"  "  2 
     $ ! 4  
	 

         2  ,     $ 
       
    
and the number of remaining cells in queue two at the end of the cycle,is then given
by
" 24    " 
     4       $  $ & 
    	   
   

     $  $ & 
     4  
    	   
   
 "       2'    ,    ,      

 	   $ 
      
  ,

   
       2'    ,    ,    $ 
     
       
 (30)
Inequalities (4) in Theorem 3.3 are derived since        2'    ,    ,      
 .
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A.2.2 ER-based switch
For ER-based switch once the congestion is detected, equation (1) is used.
  0
is then set to   
    
 . The maximum queue length at switch one is reached
,   after an RM cell with a CI bit set to one has arrived to the source. Hence we have
"   2   
  
   $ 
    	  	          4 & 4 &     (     	    

    $    4  

     
     
  (    	     2'   ,    ,     2
 

      

    2
    2   ,    
  (   	     2'   ,    ,     2
  (31)
from which equation (7) in Theorem 3.3 follows after substituting   2 and   2 al-
ready defined.
Queue two is the essential bottleneck iff "   2  "   . From (31), since   32      2  , and   2    2     we have
"   2        

    2'   ,    ,     2   ,            

   2 
then the sufficient condition for that "   2   "   
  is
"   2        

     
      

 
  ,    ,      
   " 
From which we get (iv) and inequality (10) in Theorem 3.3.
For the maximum queue length at switch two, we need to compute the instant
    2 when queue one becomes empty. We have
"        2
  "   2   
   	  $ &
    4   4   
   
    	    
  "   2       
    	       2    2'   
 ,    ,  
from which we get
    2 
"   2  
  	    
    2'  

 ,    ,  (32)
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Since
       2
 ,       
     
 , then "  2 is given by
"  2  " 2  
    $    4   

      
     

   
	  4       $     $ &
  	     
   

     

    2     2  ,        	    
      2    2  
Finally, we get after substituting (19) and (32)
"  2    " 2      	     
     2'   
 ,    ,     2     	     
  
       
    	    
 	    
 "   2   (33)
from which we get (8) in Theorem 3.3, after substituting
  2 .
In case of ER-based switch, " 254    " 2  
   	 ; as we can see bellow, this
is due to the fact that
  0    
 is constant, once the congestion is detected
and it doesn’t depend on its maximum value during a cycle. When queue two falls
bellow " , the source is informed ,5- after, by receiving an RM cell with a bit CI
cleared, and increases its rate according to phase one. Hence the time elapsed since
the first RM cell with bit CI cleared by the switch is sent till queue two starts to build
again, is given by   24      2'    ,    $        (see eq. (17). Hence
" 24    "     
     
  ,

 
        
  

    
     
        
  	    (34)
from which (9) in Theorem 3.3 follows.
A.3 Steady state analysis
The conclusions that we drew for the transient analysis held for " 2   , but the for-
mulas that we developed hold for any initial queue lengths, and in particular, to the
ones obtained in steady state, in the case of a periodic behavior. (A periodic behavior
is indeed obtained for the ER switch, as the queue lengths become constant in steady
state. For EFCI, we have observed a periodic behavior in most of the simulations).
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In what follows, we do not assume that the steady state has a periodic behavior.
For EFCI switches, we use the formulas developed for the transient behavior in or-
der to compute bounds on the maximum of the queue lengths. We obtain below an
asymptotic upper bound "  on the maximum length of queue  by using equations
(25) and (28), in which we substitute " 2  by an asymptotic lower bound of " 2  :
"   
2
	
 " 2  
and taking " 2     . The fact that a lower bounds on " 2  yields an upper bound on
the maximum queue length follows from the arguments in the proof of Theorem 3.1
and from Remark 3.1. Similarly, one may obtain an asymptotic lower bound on the
maximum length of the queues by substituting in (25) and (28) an asymptotic upper
bound for " 2  .
A.3.1 EFCI-based switch
From (30), we have
"   
2 	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and since "    , we obtain equation (11) from equation (25) and equation (12)
from (28) by considering the approximation (29). The proof for Theorem 3.4 (i) is
then established.
A.3.2 ER-based switch
For an ER-based switch we have " 2   " 254   
   	 . The steady state regime is,
then, reached just after the first cycle. Hence, since "    , we have from (34)
"   
2 	
 " 2   

"      
    


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   4 
The proof of Theorem 3.4 (ii) follows after substituting "  in (31) and (33).
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